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Abstract 
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Applied Mathematics 36 (1992) 233-25 1. 
We show that the minimum of the pseudo-Boolean quadratic function f (x) =xTQx+ C*X can be 
found in linear time when the graph defined by Q is transformable into a combinational circuit 
of AND, OR, NAND, NOR or NOT logic gates. A novel modeling technique is used IO transform 
the graph defined by c into a logic circuit. A consistent labeling of the signals in the logic circuit 
from the set 10, I} corresponds to the global minimum off and the labeling is determined through 
logic simulation of the circuit. Our approach establishes a direct and constructive relationship be- 
tween pseudo-Boolean functions and logic circuits. 
In the restricted case when all the elements of Q are nonpositive, the minimum off can be ob- 
tained in polynomial time [15]. We show that the problem of finding the minimum off, even in 
the special case when all the elements of Q are positive, is NP-complete. 
A pseudo-Boolean quadratic function f: (9 I}” --) R is defined as f(x) = 
xTQx+ cTx, where Q = [QU] is an n x n symmetric matrix of constants with null 
elements in the diagonal, c is a column vector of n constants, x is a column vector 
of n binary (0 or 1) variables and xT is the transpose of X. There is no loss of 
generality due to the null diag:nal assumption because x,? =x; for 1 s is n. 
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We associate a graph Gf( 15 R ) ( Y is the vertex set and d the edge set of the 
graph) with f as follows: 
7 = {Xi,X,, l *‘rx,l)9 
(Xj,Xj)EF o Qij#O (k P’, je I’). 
If Ed A is an edge with extremities xi and xi we write (Xi,Xj) to denote the edge e. 
also, edge (X;.,Xj) is said to be incident on vertices Xi and Xj. Many combinatorial 
optimization problems like the VLSI layout problem, the traveling salesperson 
problem, the max-cut problem and others can be solved via quadratic O-l program- 
ming [13,12]. 
Finding the minimum off is an NP-complete problem [lo]. In this section, we 
use the phrases rninitnum off and global rninirnurn off, interchangeably. For the 
general case, a branch-and-bound algorithm has been proposed by Carter [4] and 
polynomial algorithms for computing lower bounds off have been given by Ham- 
mer et al. [ 111. However, this problem is solvable in polynomial time when all the 
elements of 2 are nonpositive [ 151. Ba-ahona [2] showed that if the graph Gs is 
series-parallel (planar graphs that are not reducible to a fully connected graph of 
four vertices are series-parallel graphs), then the minimum off can be obtained in 
linear time. This result includes, as a special case, the maximum stable set problem 
in series-parallel graphs that was solved by Boulala and Uhry [3]. 
In this paper, we present a new class of quadratic O-l programming cases olvable 
in O(n) time where 11 is the number of variables in the pseudo-Boolean quadratic 
function. We establish a direct and constructive relationship between quadratic 
pseudo-Boolean functions and logic circuits. We show that if the graph GJ is 
transformable into a combinational circuit of inverters and 2-input AND, OR, 
NAN3 and NCR logic gates, then the minimum off can be obtained in linear time. 
A novel modeling technique [5] is used to transform G_/ into a logic circuit. The 
minimum off is det-t-mined by identifying the primary irlprrt signals of Lhe circuit 
and by performing logic sinzulation for an arbitrary set of O-l values for these input 
signals. 
In Section 2, we review logic circuits and logic simulation. Neural modeling as 
discussed in Section 3 is crucial to transforming Gf into a logic circuit. All in- 
stances of the logic simulation problem can be formulated as quadratic O-l pro- 
grams but only a subset of quadratic O-l programming cases can be formulated as 
logic simulation problems. The formulation of the logic simulation problem as a 
quadratic program gives valuable insights for developing a procedure to isolate the 
subset of quadratic programs that can be formulated as logic simulation problems. 
Section 4 formulates the logic simulation problem as a Quadratic O-l programming 
problem and Section 5 presents a linear time algorithm to verify whether or not a 
given quadratic O-l program can be formulated as a logic simulation problem. If 
a formulation exists, the algorithm constructs the logic circuit C corresponding to 
Gj. Logic simulation of C for an arbitrary set of primary input values yields a 
minimizing point of the pseudo-Boolean function. 
In Section 6 we investigate the complexity of solving restricted versions of the 
quadratic O-1 programming problem and prove that the problem of finding the 
minimum off, even in the restricted case when all elements of Q are positive, is NP- 
complete. The proof establishes an intenesting connection between quadratic O-l 
programming and test generation for digital circuits. 
2. Background on logic circuits 
Signals and gates: A signal is a Boolean variable that may assume only one of 
the two possible values represented by the symbols 0 and 1. A gate is simply an elec- 
tronic circuit which operates on one or more input signals to produce an output 
signal. Typical gates used in logic circuits perform Boolean functions like AND, 
OR, NAND, NOR and NOT. An AND gate performs the conjunction (A) of the 
input signals. For example, if x1 and JQ are the input signals of the AND gate, the 
output signal x3 is the conjunction of its two input signals, i.e., _u, =x,nxZ. Similar- 
ly, an OR gate performs the disjunction (V) of the input signals. The complement 
of a Boolean variable is physically realized by a NOT gate, also called an inverter. 
For exarpple, if xl is the input signal to an inverter, the output signal x2 =<. A 
NAND gate performs the complement of the conjunction of its input signals. For 
example, if xl and x2 are the input signals to the NAND gate, then the output 
signal x3 =xlAx2. A NOR gate performs the complement of the disjunction of the 
input signals. Two other types of gates, XOR and XAJOR, are often used in logic 
circuits. If x1 and x2 are the input signals to the XOR (exclusive-OR) gate, the out- 
put signal x3 is given by x3 =x1 @x2 = (x&$v($x~). The exclusive-NOR gate 
(XNOR) is simply an inversion of XOR and produces x3 =x1 @x1. 
Logic circuits: Logic circuits are modeled as interconnections of gates. For 
simplicity of presentation, WC will only consider ga!es with one or twc irlput signals 
and one output signal. We will refer to a particular gate in the circuit by its output 
signal name. For example, Fig. 1 shows a logic circuit with three gates. The AND 
gate x3 has xl and x2 as its input signals. The NOR gate x4 also has x1 and x2 as its 
input signals and NOR gate x5 has x3 and x4 as input signals. Signals that are not 
the output signals of any gate in the circuit are called primary inputs. For example, 
signals xl and x2 are the primary inputs of the circuit in Fig. 1. Signals that realize 
the output functions of the circuit are calied primary outputs. For example, signal 
x5 is the primary output of the circuit in Fig. 1. In general, a circuit can have 
several primary input and primary output signals. 
Logic circuits can be categorized as combinational or sequential. Consider a logic 
circuit Cc consisting of signals x1,x2, .. . , x,. Let &( V& CC), where “YC is rhe vertex 
set and BC the edge set, be the circuit graph associated with C. *yc = (XI, ~2, . . . , X, } 
and there is an arc (x~,x~)E&~ (1 cicn and 1 ajsn) if there is a gate xi with xi as 
an input signal. If HC has no directed cycles [I], C is a combinational circuit. 
Otherwise, C is a sequential circuit. For example, it can easily be verified that the 
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Fig. I. A combinational circuit example. 
circuit graph corresponding to the circuit in Fig. 1 has no directed cycles and 
therefore, it is a combinational circuit. In the sequel, we will only deal with com- 
binational circuits. 
Without loss of generality, let x, be the primary output of C. The signals in the 
circuit can always be relabeled to achieve this. We define C” as the circuit obtained 
by deleting gate x,, from C. More formally, if Hc( WC, &) is the circuit graph of 
C, the circuit graph Hcn( Vcn,Bc~) of circuit C” is defined as follows: “Yen = 
( x1,x2, l *‘3 x,-1) and there is an arc (xi,x$GCn if (x~,x~)E&~ (llicn-1 and 
15 jr n - 1). For example, x5 is the primary output of the circuit in Fig. 1 and the 
circuit obtained by deleting gate x5 is shown in Fig. 2. 
Logic simulation is the process of computing the values of the primary output 
signals, given a set of values for the primary inputs. For combinational circuits, 
logic simulation per input value set can be performed in time complexity that is 
linear in the number of signals in the logic circuit. The first step in logic simulation 
is levelizing. Let Pi = {xj : arc (xi, Xj) E Bc, 15 js n} be the set of predecessors of
signal xi in graph &. Therefore, Pi is the set of input signals to gate xi. We define 
the level of a signal Xi in the combinational circuit C as folluws: 
l level&) =0 for all primary input signals, 
l level&) = max(level(xj): Xj E Pi } + 1 for all other signals. 
Example 2.1. In Fig. 1, level(xt )= 0 and level(x2 ) = 0 since xl and x2 are primary 
input signals. Also, P3 = P4 = {x1,x2 > and P5 = (x3,x4}. Therefore, level(x3) = 
max{level(x,), level(x?)} + 1 = 1. Similarly, level(xJ = 1 and level(x5) = 2. 
The level of every signal in the circuit can be computed in time complexity that 
Fig. 2. Logic circuit obtained by deleting gate xgi from Fig. 1. 
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is linear in the number of signals in the circuit [9]. Given a set of values for the 
primary inputs of C, logic simulation is performed as follows: 
(1) Levelize the circuit. Note that a signal is assigned a higher level number than 
all its predecessors. As stated earlier, the complexity of levelizing is O(n). 
(2) Compute the values of all unknown signals in ascending order of levels. The 
value of a signal xi can easily be determined from the signal values of its 
predecessors. For example, if xi is the output signal of an AND gate and Pi is the 
set of input signals to this gate, then Xi is the conjunction of values of signals in Pi. 
Each signal value can be uniquely determined because when the value of a signal 
Xi is computed the signal values of all its predecessors have already been computed. 
Since each gate is visited only once in this process, the complexity of this step is O(n). 
Clearly, the work involved in logic simulation is O(n), where n is the number of 
signals in the circuit. 
Example 2.2. Given that the primary input signals xl and x2 are 0 in the circuit in 
Fig. 1, we will perform logic simulation to compute the values of all other signals. 
We compute the levels of all signals as shown in Example 2.1 and process the signals 
in the ascending order of levels: x3, x4, x5 (note that we could have also processed 
the signals in the order x4, x3, x5 since x4 and x3 have the same level number). 
Since x3 is the output of an AND gate, x3 =xl~x2 = 0~0 = 0. Similarly, 
x,=x,=== 1, and x,=~=~=O. 
Consider the AND gate with xl and x2 as its inputs and x3 as the output. A set 
of values of x1. x2, and x3 is consistent with the function of the AND gate if 
X3=XlAX2. Otherwise, the set of values is inconsistent. For example, 
(X1 =X2=X3 = 0) is consistent with the function of the AND gate but (x, =x2 =0, 
x3 = 1) is inconsistent. An assignment of signal values that is consistent with the 
function of all gates in the circuit is called a consistent labeling of the circuit. For 
example, signal values determined in Example 2.2 constitute a consistent labeling 
of the circuit in Fig. 1 since (x, =x2 =x3 =0) is consistent with the function of the 
AND gate x3, (xl =x2 =0, x4 = 1) is consistent with the function of the NOR gate 
x4, and (x3 =x5 =0, x4 = 1) is consistent with the function of the NOR gate x5. 
Similarly, performing logic simulation with x1 =x2 = 1 results in the consistent 
labeling (x1 =x2 =x3 = 1, x4 =x5 = 0). In general, a circuit with p primary inputs has 
2P consistent labelings ince performing logic simulation with every set of primary 
input signal values results in a consistent labeling of the circuit. 
3. Logic circuit modeling 
We have proposed an unconventional digital circuit modeling technique [7]. Our 
model represents the function of a digital circuit as an interconnection of computing 
elements called neurons and this approach can be used to obtain efficient solutions 
for several VLSI problems like logic synthesis and fault detection. We have described 
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elsewhere the use of these models to solve the fault detection problem in logic cir- 
cuits [7]. For an understanding of the present discussion, we require some 
knowledge of neural networks and their use in the modeling of combinational cir- 
cuits. Familiarity with the modeling technique is essential to understand the trans- 
formation of pseudo-Boolean quadratic functions into combinational circuits. 
3.1. Neural net works 
A neuron is a computing element hat can assume one of two possible states (also 
called activation values): 0 or 1. A neural network is an interconnection of neurons. 
A neuron j may be connected to another neuron i by a directed edge or link which 
is characterized by a weight 7+ R. Each neuron in the network has a threshold. 
Figure 3 shows a typical neuron. 1;~ IT? and xi are the threshold and activation 
value, respectively, of neuron i. 
A neural network is characterized by a pseudo-Boolean quadratic function, ca!led 
the energy function. The neural network is uniquely specified by the weights on the 
connections between the neurons and by the thresholds of the neurons. For an n- 
neuron network, the weights are represented as an n x n matrix Tand the thresholds, 
as an n-component vector 1. The energ;’ function is of the form [14]: 
where 7;/ E R is the weight associated with the connection from neuron j to i, Xi is 
the activation value of neuron i, i, E IR is the threshold of neuron i, and K is a con- 
stant. We use Hopfield neural networks [14] in which the connections are bidirec- 
tional, i.e., if there is a link from neuron i to neuron j, then there exists a link from 
j to i. Furthermore, the link weights are symmetric (i.e., 7;i= TJi, 1 z~i~n, 1 sjsn) 
and ci =O. We will occasionally refer to neuron i as xi when there is no confusion 
between the name of a neuron and its activation value. 
GE( 7, d ), the neural network graph associated with the energy function E, is 
defined as follows: 
7 = {x,,x;,...,x,J, 
(Xi,Xj) E 8 e 7;,#0 (is F,je 7'). 
Fig. 3. A typical neuron. 
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Fig.4. AND gate and its neural network graph. 
Furthermore, we associate a threshold Ii E IF? with the vertex xi l 7 and a weight 
TjE IR with the edge (Xi,Xj) ~6. 
3.2. Model for a Boolean gate 
Figure 4 shows an AND gate and the corresponding energy function is given by 
(this is derived from Table 1, with A = B = 2): 
~AND(~~,X,,X~) = -[4x*x3 +4x2x3 -2x,x2] - [-6x3]. (2) 
Variables xl, x2, and x3 can assume only binary values. All operations are 
arithmetic and not Boolean. It is easily verified that only those values of xl, x2, 
and x3 that are consistent with the function of the AND gate will satisfy EANo=O. 
Furthermore, EAND > 0 for all other combinations of xl, x2, and x3. Note that 
E AND is a pseudo-Boolean q;radratic function that assumes a minimum value of 0 
only at values of xl, x2, ;Ind x3 consistent with the function of the AND gate. The 
neural network graph G:,Nu corresponding to equation (2) is shown in Fig. 4. Each 
signal is represented by a neuron having a threshold. The neurons for signals x1 
and x2 have 0 thresholds and the neuron for signal x3 has a threshold of -6. All 
links are bidirectional and their labels show their weights. 
Similar energy functions and the corresponding neural network graphs have been 
derived [6,7] for all other logic gates. As shown there, it is not important hat EAND 
or the energy function for other gates have a minimum value of 0. In fact, by the 
addition of a constant, the energy function can be made to have an arbitrary value 
as its global minimum. Without loss of generality, in the sequel we assume that the 
energy function for a gate assumes a minimum value of 0. Neural networks for 
2-input AND, OR, NAND, NOR, XOR, and XNOR gates and the inverter con- 
stitute the basis set and gates with more than two inputs are constructed from this 
basis set. Note that the energy function EG for a network in the basis set assumes 
a global minimum value EG = 0 at all consistent network states and EG > 0 for all 
other network states. Table 1 shows T and I for the neural networks in the basis 
set in terms of the following functions: 
inputs(i, j) = c 1, if i and j are input neurons for the same gate, 0, otherwise; 
connected(i, j) = 1 - inputs(i, j); 
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6(i, j)= 
1, if i=j, 
0, otherwise; 
output(i) = 
1, if i is an output neuron for the gate, 
0, otherwise; 
input(i) = 
1, if i is an input neuron for the gate, 
0, otherwise. 
In Table 1, A, B, and J are constants uch that A >O, B> 0, and J> 0. Neurons 
corresponding to the primary inputs (outputs) of the circuit are called primary input 
(output) neurons. Neurons corresponding to the input (output) signals of a gate are 
called input (output) neurons. For example, xl and x2 are the input neurons and x3 
is the output neuron in the AND gate neural network graph shown in Fig. 4, and 
equation (2), the energy function for the AND gate, can be derived from Table 1 
by setting A = B = 2. Energy functions for the XOR and XNOR gates are given 
elsewhere [7]. From Table 1, clearly, the energy function for a gate in the basis set 
has at most seven terms and has a minimum value 0 at all consistent states of the 
gate. Let GAND, GoR, GNAND, GNoR, and GNoT t. rhe neural network graphs cor- 
responding to the energy functions of the AND, OR, NAND, NOR and NOT gates, 
respectively. 
3.3. Circuit modeling with neurons 
Consider the three-gate circuit C shollln in l5g. 1. The AND gate energy function 
is given by equation (2). From Table 1, with A = B = 2, the energy functions for the 
Table 1. Basis set of neural networks. 
Gate Tand I 
AND T,, = (I- 6(i, j)) x ((A + B) x connected(i, j) - B x inputs(i, j)) 
I, = -(Z/l + B) x output(i) 
K =o 
OR 7;, = (l-6(& j)) x ((A + B) x connected(i, j) -B x inputs(i,j)) 
I, = -B x output(i) -A x input(i) 
K =o 
NAND K, = (1 - 6(i, j)) x ((-A - B) x connected(i, j) - B x inputs(i,j)) 
/, = (2A + B) x output(i) + (A + B) x input(i) 
K =2A+B 
NOR 7;, = (1 - S(i, j)) x ((-A - B) x connected(i, j) - B x inputs(i, j)) 
i, =B 
h’ =B 
NOT 7;, = -2Jxtl -SC&j)) 
I, =J 
K =J 
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two NOR gates are: 
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The energy function for the entire circuit C is obtained by summing the individual 
gate energy functions. Thus, 
&I’=&N”($XI&) + E,,,(x.rX,~x~) +~NO&,x~,x~)- (3) 
This simple procedure can model circuits with any connectivity and any types of 
gates [7,5]. Since the models are defined only for 2-input gates, gates with larger 
fan-in are represented as combinations of 2-input gates. Individual gate energy func- 
tions only assume nonnegative values and, therefore, 
l EC is nonnegative, 
l EC= 0 only when the individual energy functions separately become 0, 
l any sohttion of EC = 0 is a consistent labeling for the entire circuit. 
Since a logic circuit with p primary inputs has 2p consistent labelings, the cor- 
responding energy function has 2p minimizing points. Also, if g is the number of 
gates in the logic circuit, the energy function for the circuit has at most 7 xg terms 
since, from Table 1, the energy function for each gate in the logic circuit has at most 
seven terms. Since gcn (n being the number of signals in the circuit), the number 
of terms in the energy function for the circuit is O(n). 
4. Logic simulation as a quadratic Q-1 program 
The !ogic simu!ation problem in an arbitrary combinational logic circuit Ccan be 
reduced to a quadratic O-l optimization problem by transforming the logic circuit 
into an energy function EC that assumes a minimum value of 0 only at neuron 
states consistent with the function of all gates in the logic circuit. Logic simulation 
will require a solution of EC = 0 when the primary input signals assume given values. 
Example 4.1. Tht energy function for the circuit in Fig. 1 is given by equation (3). 
The logic circuit has two primary inputs and, therefore, only four consistent label- 
ings which are shown in Table 2. The corresponding values of EC (equation (3)) are 
shown in the last column. It can be easily verified that EC assumes the minimum 
vahte 6 only at these four consistent labelings of the circuit. 
If a pseudo-Boolean quadratic function f can be transformed into a logic 
Table 2. Consistent states of circuit in Fig. 1. 
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circuit, then the minimum offcan be obtained through logic simulation. In the next 
section, we present alinear time algorithm to transformfinto a combinational circuit. 
5. Quadratic O-1 programming as a logic simulation problem 
As mentioned earlier, only a subset of quadratic O-I programs can be formulated 
as instances of the logic simulation problem. We now present a linear time algorithm 
that determines whether or not a given quadratic O-I program can be thus for- 
mulated. An example is provided to illustrate the mechanics of the algorithm. 
5. I. A linear tinte aigoritltnt 
We assume that the function f has the same form as equation (1). Otherwise\, f 
can be rewritten in the same form as equation (1). 
Example 5.1. Consider the following quadratic function: 
f= - 5S,X_3 + 7x-,X,$ + 7X,X; - 5+x, + 7S,X,J + 3x+5 + 3x,x, + 2x,x, 
- 4x, - 4X2 + 5x3 - 6-Q - 2X5 + 6. 
It can be rewritten as 
The corresponding neural network graph G+ as defined in Section 3, is shown in 
Fig. 5. A vertex is indicated by a circle. The vertex label is indicated in the upper 
half and the vertex weight is indicated in the lower half. For example, vertex x3 has 
a vertex weight of -5 since I3 = -5. The graph has five vertices incefis a function 
of five variables I, . . . ,sg. There is an edge between two vertices Xi and xj if func- 
tion f has a term 7;,s,.~, and the edge weight qJ is indicated as a label on the edge. 
For example, edge (.Y~,_Y~) has an edge weigh; of -2 since T3j = -2. 
The algorithm 3ttemFts to construct a combinational logic circuit from Cl. Each 
vertex in G.,. corresponds to a signal in the logic circuit. The algorithm first deletes 
vertices and edges of G_,that correspond to iogic gates associated with the primary 
outputs of the logic circuit. Then it recursively constructs the remaining logic gates 
in the circuit by deleting appropriate edges and vertices in i;/ and tracing the 
signals in the logic circuit from primary outputs to the primary inputs. 
We give some graph-theoretic definitions that are used in this section. Let G( 7, k ) 
be a graph with vertex set 7 and edge set 6. If I)/ c I/, the subgraph induced by 
$4 is the graph H( #,.$) such that fi,j)c.$ if and only if (i,j)& and {i,j} c I)/. 
For u E 7, G \ I, will denote the subgraph induced by the set 7 \ u (\ denotes the 
set minus operation). 
We make the following observations regarding a neural network graph of any 
combinational circuit. Let C be a circuit with signals xl, . . . ,x,, and let x,, be a 
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Fig. 5. The graph G, of function fin Example 5.1. 
primary output. Let EC be the energy function of circuit C and Gc be 
associated neural network glaoh. 
the 
Lemma 5.2. 7% neural network graph Gc has at /east one vertex 1) of degree one 
or two. Moreover, if o is of degree two, both edges incident on o will have equal 
weigh Is. 
Proof. Since x,, is the primary output of circuit C, it is a primary output neuron 
in Cc. Furthermore, x,, is not an input signal to any gate in the circuit and gate x,, 
has at most two inputs. Therefore, x,, has degree one (i.e., it is a signal associated 
with an inverter) or two in Cc. If the degree of x,, is two, then the weights on the 
edges incident on x,, are equal because the output neuron of a neural network 
graph of every logic gate in the basis set has two equally weighted edges (Table 
1). 3 
Using Lemma 5.2, all the primary outputs of circuit Ccan be easily identified from 
the graph Cc. A vertex o in Gc corresponds to a primary output of circuit C if 
0 the degree of vertex o is one, or 
l the degree of vertex o is two and both edges incident on o have equal weights. 
Lemma 5.3. Let x,, be a primary output neuron in Gc. The threshold of x,, and the 
weight on an edge incident to x,, uniquely determine 
l the gate type (i.e., AND, OR, NAND, NOR or NOT) of gate x,,, and 
l the constants A, B and J (Table 1) associated with the neural net work graph 
of gate x,,. 
Proof. Let I,, be the threshold of x,, and LV be the weight on an edge incident to x,,. 
Thz degree of x,, is at most two (Lemma 5.2). If t!ie degree of x,, is one, then the 
logic gate must be an inverter since only GNoT has a primary output rleuron of 
degree one. Therefore, from Table 1, -2J= w and J= I,,, i.e., J= - w/2=/,,. If the 
degree of x,, is two, then both edges incident to x,, have equal edge weights (Lemma 
5.2). We have two cases: 
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Case 1: w > 0. From Table 1, it can easily be verified that only in GAND and GOR 
do the edges incident on the primary output neuron have positive edge weights. 
Therefore, gate x,, could be an AND or OR gate. Again, from Table 1, if WC -I,,, 
then the gate is AND type with A + B= w and -(2A +B) = I,1, i.e., A = -(w+I,,), 
B=2w+I,. If w>-I,,, then the gate is OR type with A + B= w and -B=I,, i.e., 
A=w+I,,, B=-I,,. 
Case 2: WC 0. The gate is NAND or NOR type. From Table 1, if -WC I,,, then 
the gate is NAND type with -A -B= w and 2A+ B= I,,, i.e., A = w+ 1,1, 
B= -2~4. If -w>I,,, then the gate is NOR type with -A-B=w and B=I,,, 
i.e., A =-w-I,!. 0 
Example 5.4. As an illustration, consider the graph shnwn in Fig. 6. Vertex x3 is 
the primary output neuron since it has two equally weighted edges incident on it. 
The threshold of x3 is 7, i.e., I3 =7, and the weight on an edge incident to x3 is -5, 
i.e., w= -5. Since w<O, gate x3 couid possibly be a NAND or NOR gate. 
However, - W< I3 and therefore, gate x3 is a NAND gate with A = w + I3 = 2 and 
B=-2w-13=3. 
Let C” be the circuit obtained by deleting gate x,, from circuit C. Let EcPI and 
Gcfl be the energy function and neural network graph, respectively, of circuit C”. 
Lemma 5.5. Gcll can be cormucted from Gc in O(1) time. 
Proof. Using Lemma 2.2, we can determine the gate type of gate x, and the con- 
stants A, B and J. Let &,, be the energy function of gate x,,. The proof is based 
on the following observation: Since C” is obtained by deleiing gate x,, from circuit 
C, E,Ia = EC- E\;,. Therefore, we can construct GctJ from Gc. by deleting vertex x,, 
and the edges incident on vertex x,], and by appropriately modifying: 
(1) the thresholds of neighbors of x,~, and 
(2) the edge weights on the edges betwee. the neighbors of x,,, so that Gcpl is 
the graph of the energy function Eclr. 
The degree of x,, is at most two (Lemma 2.1). If the degree of x,, is one, let x, 
be the neighboring vertex in graph Cc and I4 be the threshold of vertex x4. Since 
Fig> 6. A neural network graph that represents a logic gate. 
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circuit C” has all signals in circuit C except signal x,,, Gc,, = Gc\x,,. Furthermore, 
removal of gate x,, changes the threshold of vertex x‘, to &-J. Clearly, these 
modifications to Gc can be made in O(1) time. 
If x,, is of degree two, let x4 and x, be the two vertices connected to x,, and let 
Iq and I, be their respective thresholds. Let & be the edge weight on edge (x4,x,) 
in graph Gc. Gcpr = Gc\x, and the thresholds of X~ and x,, and the edge weight 
7&, are modified depending on the gate type of gate x,. If gate x, is an AND gate, 
Iq and I, are unchanged and T&- (43) = 7’&+ B is the new edge weight on edge 
(x~,x,). This is because, from Table 1, the AND gate x, contributes 4 to the edge 
weight of edge (x~,x~) in Gc but it does not contribute to the thresholds of vertex 
4 and r. Similarly, if gate x, is 
l OR type, 14, I, and 7& are modified to I4 + A 5 I, + A and 7& + B, respectively; 
l NAND type, Iq, I, and 7& are modified to I4 -A - B, 5 -A - B and 7&+ B, 
respectively; 
l NOR type, IQ’ I, and 7& are modified to & - B, I, - B and 7& + B, respective- 
ly. cl 
In the sequel, the process of constructing Gcll from Gc will be referred to as the 
defetion of gate x,, from Gc. 
Given a function f and its graph Gr, we construct a combinational circuit as 
follows: we assume that GJ represents ome combinational circuit and use Lemma 
5.5 to recursively delete primary output neurons from GJ and the successive graphs 
obtained by deletion. 
Theorem 5.6. Let f(x) = xTQx + cTx be a pseudo-Boolean quadratic function of n 
variabIes. Whether or not Gf is transformable to a combinational circuit can be 
determined in O(n) time. 
Proof. We rewrite f so that it is in the same form as equation (1) and let Gr be the 
graph associated with f. We provide a constructive proof. The construction of the 
combinational circuit can be performed in the following steps: 
Step 1. For every vertex in Gf, compute its degree do and put in a list L all ver- 
tices having either (i) d “5 1 or (ii) dU = 2 and both edges incident on_ u having the 
same weight. If there exists a combinational circuit corresponding to Grt then L is 
not empty (Lemma 5.2). Clearly, if there exists a combinational circuit for f, all ver- 
tices in L would be the primary outputs of the circuit. 
Step 2. Choose a vertex o in L. 
Case 1: d,. =2. Let y and z be the vertices adjacent to o. Using Lemma 5.5, 
delete gate o from Gs. This appropriately modifies the thresholds of y and z and 
the edge weight on edge (y, z,), depending on the gate type of o. If edge weight on 
edge (y,z) is 0, then set !,,+ dy - 2, dz + d, - 2. Otherwise, set dy + dy - 1, 
dp-d,- 1. 
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Include y in L if either (i) <,,s 1 or (ii) <,, = 2 and both edges incident on y have 
the same weigh:. Similarly, include c’ in L if either (i) d+ 1 or (ii) d, = 2 and both 
edges incident on z have the same weight. 
Case 2: d,= 1. Let y be the vertex adjacent to o. Using Lemma 5.5, delete gate 
o from Cr. This modifies the threshold of vertex y. 
Set <,, + <,. - 1, and if <,,s 2 we include y in L. 
Case 3: du = 0. If the threshold of o is not 0, then Gf does not correspond to a 
combinational circuit and we stop. Otherwise mark u as a primary input of thr com- 
binational circuit. 
Step 3. Set Gf + Gef\u and L + L \o. Repeat Step 2 until L is empty. 
The work needed by this algorithm is bounded by the number of edges in the 
graph GJ. If Gr corresponds to a combinational circuit, then GJ has O(n) edges 
where n is the number of vertices in GJ. If Gr does not correspond to a combina- 
tional circuit, the algorithm terminates, either in Step 1 or in Case 3 of Step 2, after 
examining at most O(n) edges. 0 
Note that the above procedure yields a unique combinational circuit, irrespective 
of how vertices are chosen in Step 2. Furthermore, our method can be viewed as 
a specialization of the basic algorithm [ 121 for the case when there is an ordering 
c . 
h-h - 1, . . . ,x1 of vertices such that xi occurs in at most two terms pot containing 
, * 
‘~,),&-I ,..., Xj+l. 
Example 5.7. As an illustration of Theorem 5.4, consider the quadratic O-I function 
f given by equation (4). Figure 5 shows the graph Gf associated with f. Note that 
G., is not a series parallel graph. The transformation of GJinto a combinational cir- 
cuit is performed as follows: 
(1) Construct the list L. It consists of a single element, vertex X5. 
(2) Remove vertex x5 from L, i.e., L + e\x-,. 
(3) Delete gate x5 from Gs using Lemma 5.5. From Lemma 5.3, gate x5 is a NOR 
gate with A = 1 and B = 2 because w = -3 <O, I5 = 2 < -w and, therefe?re, 
A= -w - I5 = 3 - 2 = 1, B= I5 = 2. Since gate x5 is a NOR gate, from Lemma 5.5, 
the thresholds of neurons x3 and x, are modified to -7 and 4, respectively. The 
graph Gr\ {x5} is shown in Fig. 7(a). The edge weight T34 is modified to 0 and 
therefore, edge (x~,.Y~) does not appear in Fig. 7(a). With the removal of the edge, 
x3 and xj become degree two vertices. Since these vertices have equal weighted 
edges incident on them, we include them in list L. List L now has two elements, ver- 
tices x, and .u,. 
Set G,.+ Gf\xj. 
(4) Remove vertex x3 from L, i.e., L + L\x3. 
(5) Delete gate x3 from GJ. From Lemma 5.3, gate x3 is an AND gate with A = 2 
and B = 3. From Lemma 5.5, the thresholds of x1 and xZ remain unchanged and 
edge weight 7’,, is modified to -4. The graph qr\ {x3 > is shown in Fig. 7(b). The 
247 
(b) 
Fig. 7. Transformation of Gf into a combinational circuit. 
removal of vertex x3 leaves xl and x2 as degree two vertices. However, these ver- 
tices are not included in list L since they do not have equal weighted edges incident 
on them. List L now has only one vertex x4. 
Set Gs+ qp\x3. 
(6) Remove vertex x4 from 15, i.e., L + L\x4. 
(7) Delete gate x4 from Gs. From Lemma 5.3, gate x4 is a NOR gate with A = 3 
and B=4. From Lemma 5.5, the thresholds of x1 and x2 are both modified to 0 
and the edge weight Tt2 becomes 0. Therefore, the graph GJ\ {x4} consists of two 
isolated vertices x1 and x2, each with a threshold of 0. Since the degree of xl and 
x2 is zero, we include them in list L which now has two elements, vertices x1 and x2. 
Set GJ+ G, \x4. 
(8) Remove vertex x1 from L, i.e., L + L\xt . 
(9) Label x1 as a primary input of the combinational circuit since its degree is 
zero. L now has one element, vertex x2. 
Set Gf+ GJ\x, . 
(10) Remove vertex x2 from L, i.e., L+L\x2. 
(11) Label x2 as a primary input of the combinational circuit. 
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Set Gf+- Gj\xZ. 
(12) Stop since L is empty. 
The combinational circuit corresponding to Gr is shown in Fig. 7(c). Note that x1 
and xZ are the primary inputs of the circuit. 
Theorem 5.8. The minimm off(x) = xTQx + c”‘x can be found in linear time when 
the graph Gf is transformable into a combinational circuit of inverters and 2-input 
AND, OR, NAND, and NOR logic gates. 
Proof. From Theorem 5.6, we can determine in O(n) time, where n is the number 
of variables in f, whether or not f can be transformed into a combinational circuit. 
Logic simulation of the combinational circuit for an arbitrary set of primary input 
signal values yields logic values for all signals in the circuit. The value of a variable 
in f is the logic value of the corresponding signal in the logic circuit. Therefore, t”le 
~2!ues of all the variables in f are known and an evaluation off yields the minimum. 
Since the combinational circuit has n signals, logic simulation can be performed in 
O(n) time. Therefore, a minimum of pseudo-Boo!ean quadratic function f can be 
determined in O(n) time. q 
Example 5.9. Consider equation (4). The logic circuit corresponding to f (Fig. 7(c)) 
has x1 and x2 as the primary inputs. Logic simulation of the circuit with x1 = 1 and 
A-, = 0 yields x3 =O. x4=0 and x5= 1. Substitution of these values into f gives 0, the 
minimum of the pseudo-Boolean quadratic function f. 
If the logic c ircuit corresponding to the function f has p primary inputs, then it 
has 2” consistent labelings (Section 2). Since only a consistent labeling of the cir- 
cuit corresponds to a minimum of f, the function has 2” minimizing points. 
The constructive proof of Theorem 5.6 can easily be extended to yield a 
polynomial time a1gorithm for transforming GJ into a combinational circuit that 
contains XOR and XNOR gates as well. Inclusion of XOR and XNOR gates in the 
combinational circuit will increase the class of quadratic O-l programs that can be 
formulated as logic simulation problems and, hence, solved in linear time. 
1 f only the minimum value off is desired and not the values of the variables at 
the minimum of .f, logic simulation of the combinational circuit can be avoided. 
Theorem 5.10. Let f (x) = xTQx + cTx + F, where F is the constant term. Also, let C 
be the combinational circuit corresponding to Gmf and let K be the constant term in 
the energy function EC of circuit C. The minimum off is F- K. 
Proof. The procedure for transforming Gs into a logic circuit ensures that both f 
and EC have the same quadratic and linear terms. Therefore, f - F= EC - K. Since 
EC has a minimum value 0 at all consistent labelings of signals in the logic circuit, 
the minimum off is F-K. !J 
The constant K can be computed by a slight modification of the procedure for 
constructing a combinational circuit from Gf (see Section 5.1). Initially, set K =O. 
Whenever a subgraph in Step 2 (in the proof of Theorem 5.6) represents a gate, add 
the constant associated with the energy function of the gate (from Table I) to K. 
When a logic circuit corresponding to Gf is completely constructed, K will be the 
constant term associated with the energy function of the logic circuit. 
Example 5.11. Consider equation (4) in Example 5.1, where the constant F= 6. Set 
K = 0 and follow the prescribed procedure to convert Gjr into a combinational cir- 
cuit. When the NOR gate with A = 1 and B = 2 is constructed, increment K by 2 since 
the constant associated with the energy function of the NOR gate is 2 (Table 1). 
When the AND gate with A = 2 and B = 3 is constructed, K is unchanged since the 
constant associated with the energy function for the AND gate is 0. When the NOR 
gate with A = 3 and B= 4 is constructed, increment K by 4. After the termination 
of the procedure, K = 6. The minimum off is F-K = 0. 
6. Minimizing f when all elements of Q are positive 
In this section, we investigate the complexity of minimizing special instances of 
quadratic O-l programming problems. As stated earlier, the problem of minimizing 
an arbitrary quadratic O-l programming problem is known to be N&complete. 
However, there are three special cases when the problem is known to be polynomial 
time solvable. Picard and Ratliff [ 151 have given a polynomial time algorithm for 
soiving the speciai case when all the elements of Q are nonpositive (i.e., zero or 
negative). Barahona [2] has given a polynomial time algorithm for the case when 
the graph G’ is series parallel. Crama et al. [8] generalized this result and proposed 
a polynomial time algorithm for the case when the graph G’ is of bounded tree 
width. 
Here, we study the complexity of minimizing special quadratic O-l functions in 
which all the elements of Q are positive. Note that this class of functions includes 
the class of functions for which Theorem 5.8 applies. We show that the problem 
of minimizing such special functions is NP-complete. 
Theorem 6.1. Finding the minimum off(x) =xTQx+ cTx when ali elements of Q 
are positive is NP-complete. 
Proof. Obviously, the problem is in NP. Hence, we need to show that some NP- 
complete problem is polynomially transformable to the problem of findjng the 
minimum of a pseudo-Boolean quadratic function f with positive coefficients of all 
the quadratic terms. We shall transform the NP-complete problem of stu&-at fault 
test generation in combinational circuits [9] into the problem of finding the 
minimum of f. 
The problem of generating atest for a stuck-at fault in an arbitrary combinational 
circuit can easily be transformed into .t problem of generating a test for a fault in 
a combinational circuit of only NOR gates or NAND gates since all other logic gates 
can be realized as combinations of NOR or NAND gates. In 171, we have shown the 
construction of the neural network for an arbitrary fault in a combinational circuit. 
This construction can be carried out in O(n) time where n is the number of signals 
in the combinational circuit. The neural network for a fault in a combinational 
circuit of only NOR or NAND gates has an energy function with positive coeffi- 
cients for all quadratic terms. This is because, from Table I, all these gates have 
quadratic terms with positive coefficients. Therefore, the problem of test generation 
in a combinational circuit is polynomially transformable into the problem of finding 
the minimum of the pseudo-Boolean functionfwith all coefficients of the quadratic 
terms being positive. 
Since our problem is in NP and it is polynomially transformable to another 
known NP-complete problem (stuck-at test generation), our problem is NP- 
complete. III 
7. Conclusion 
We have presented a new class of quadratic O-l programming cases that can be 
solved in linear time. When the pseudo-Boolean quadratic function f can be 
transformed into a combinational ogic circuit, then the minimum off can be ob- 
tained by identifying the primary inputs of the circuit and then performing logic 
simulation for an arbitrary set of O-l values for the primary inputs. The transforma- 
tion offinto a combinational logic circuit requires O(n) time, where n is the number 
of variables inf. Logic simulation of the resultant logic circuit requires O(n) time. 
Therefore, the minimum off can be obtained in O(n) time when f is transformable 
into a combinational ogic circuit. We have established a direct and constructive 
relationship between quadratic pseudo-Boolean functions and combinational 
circuits. 
We have also shown that the problem of finding the minimum of f in the 
restricted case when all elements of Q are positive is NP-complete. This result 
establishes an interesting connection between quadratic O-l programming and test 
generation for logic circuits. 
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